



# Cambridge International AS & A Level

---

**COMPUTER SCIENCE**

**9618/11**

Paper 1 Theory Fundamentals

**October/November 2023**

MARK SCHEME

Maximum Mark: 75

---

**Published**

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge International will not enter into discussions about these mark schemes.

Cambridge International is publishing the mark schemes for the October/November 2023 series for most Cambridge IGCSE, Cambridge International A and AS Level components, and some Cambridge O Level components.

---

This document consists of **10** printed pages.

## Generic Marking Principles

These general marking principles must be applied by all examiners when marking candidate answers. They should be applied alongside the specific content of the mark scheme or generic level descriptors for a question. Each question paper and mark scheme will also comply with these marking principles.

### GENERIC MARKING PRINCIPLE 1:

Marks must be awarded in line with:

- the specific content of the mark scheme or the generic level descriptors for the question
- the specific skills defined in the mark scheme or in the generic level descriptors for the question
- the standard of response required by a candidate as exemplified by the standardisation scripts.

### GENERIC MARKING PRINCIPLE 2:

Marks awarded are always **whole marks** (not half marks, or other fractions).

### GENERIC MARKING PRINCIPLE 3:

Marks must be awarded **positively**:

- marks are awarded for correct/valid answers, as defined in the mark scheme. However, credit is given for valid answers which go beyond the scope of the syllabus and mark scheme, referring to your Team Leader as appropriate
- marks are awarded when candidates clearly demonstrate what they know and can do
- marks are not deducted for errors
- marks are not deducted for omissions
- answers should only be judged on the quality of spelling, punctuation and grammar when these features are specifically assessed by the question as indicated by the mark scheme. The meaning, however, should be unambiguous.

### GENERIC MARKING PRINCIPLE 4:

Rules must be applied consistently, e.g. in situations where candidates have not followed instructions or in the application of generic level descriptors.

### GENERIC MARKING PRINCIPLE 5:

Marks should be awarded using the full range of marks defined in the mark scheme for the question (however; the use of the full mark range may be limited according to the quality of the candidate responses seen).

### GENERIC MARKING PRINCIPLE 6:

Marks awarded are based solely on the requirements as defined in the mark scheme. Marks should not be awarded with grade thresholds or grade descriptors in mind.

Question	Answer	Marks								
1(a)	<p><b>2 marks</b> for all 3 lines correct <b>1 mark</b> for 1 line correct</p> <table border="0" style="width: 100%; text-align: center;"> <thead> <tr> <th data-bbox="368 349 684 427">Term</th> <th data-bbox="911 349 1297 427">Description</th> </tr> </thead> <tbody> <tr> <td data-bbox="368 439 684 539">drawing list</td> <td data-bbox="911 439 1297 539">a component created using a formula</td> </tr> <tr> <td data-bbox="368 573 684 674">drawing object</td> <td data-bbox="911 573 1297 674">defines one characteristic of a component</td> </tr> <tr> <td data-bbox="368 707 684 808">property</td> <td data-bbox="911 707 1297 808">data required to create all components in the graphic</td> </tr> </tbody> </table>	Term	Description	drawing list	a component created using a formula	drawing object	defines one characteristic of a component	property	data required to create all components in the graphic	<b>2</b>
Term	Description									
drawing list	a component created using a formula									
drawing object	defines one characteristic of a component									
property	data required to create all components in the graphic									
1(b)	<p><b>1 mark</b> for the definition</p> <ul style="list-style-type: none"> <li>• The number of bits used to represent each colour</li> </ul> <p><b>1 mark</b> for each bullet point for the explanation</p> <ul style="list-style-type: none"> <li>• Increase in bit depth means the image has a greater range of colours // Decrease in bit depth means the image has a smaller range of colours</li> <li>• Increase in bit depth makes the image closer to the original / more realistic // Decrease in bit depth makes the image less like the original / less realistic</li> </ul>	<b>3</b>								
1(c)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• Reduced bandwidth usage when transmitting the message</li> <li>• Reduced transmission time from email client to email server</li> <li>• Reduced storage space <b>on the email</b></li> <li>• Email accounts often have a maximum size for an attachment</li> </ul>	<b>2</b>								

Question	Answer	Marks
2(a)	<p><b>1 mark</b> for each bullet point (<b>max 3</b>)</p> <ul style="list-style-type: none"> <li>• Receives packets from internet / external network</li> <li>• Implements a firewall</li> <li>• Analyses the destination IP address of each packet</li> <li>• Forwards the packet towards its destination // send packets onto local network or external network</li> <li>• ...using the routing table</li> <li>• Maintains / updates the routing</li> <li>• Allocates <u>private</u> IP addresses</li> <li>• Finds the most efficient route to the destination</li> <li>• Changes the packet format for transmission over the next network //</li> <li>• Network Address Translation (NAT): NAT is a technique used by routers to allow multiple devices in a private local area network (LAN) to share a single public IP address.</li> </ul>	<b>3</b>
2(b)	<p>Switch: <b>1 mark</b> for each bullet point (<b>max 1</b>)</p> <ul style="list-style-type: none"> <li>• To allow two or more devices to communicate with one another</li> <li>• To connect individual devices to each other</li> <li>• To receive transmissions and <b>forward</b> them to their destination</li> </ul> <p>Wireless Access Point (WAP): <b>1 mark</b> for each bullet point (<b>max 1</b>)</p> <ul style="list-style-type: none"> <li>• To allow connection of devices (to the central device) <b>using radio signals</b> / Wi-Fi</li> <li>• To allow the central device to send / receive <b>radio signals</b> / Wi-Fi signals</li> <li>• To allow wireless enabled devices to connect to a wired network</li> </ul> <p>Bridge: <b>1 mark</b> for each bullet point (<b>max 1</b>)</p> <ul style="list-style-type: none"> <li>• To connect two LANs / segments with the <b>same protocol</b></li> <li>• To transmit data between two networks with the <b>same protocol</b></li> </ul>	<b>3</b>
2(c)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• The students cannot access their files without a reliable internet connection</li> <li>• The amount of space for no payment may be limited so students will have to purchase more space if needed</li> <li>• The students do not have control over the backup (or security) of their work // the students are dependent on a third party for the (security and) backing up of their work</li> </ul>	<b>2</b>

Question	Answer	Marks
2(d)	<p><b>1 mark</b> for each advantage and <b>1 mark</b> for valid corresponding expansion</p> <ul style="list-style-type: none"> <li>Star topology is more resilient to faults</li> <li>...because there is no single cable and leads to less disruption to teaching</li> <li>Higher performance as fewer collisions</li> <li>...because each device in the classroom is only connected to the switch</li> <li>Easier to add new nodes</li> <li>...because each device in the classroom connects directly to the switch</li> <li>Easier to fault find compared to bus topology</li> </ul>	<b>2</b>

Question	Answer	Marks
3(a)	<p><b>1 mark</b> for each correct relationship or relationships</p> <ul style="list-style-type: none"> <li>1:M between CUSTOMER and SHOP_ORDER</li> <li>1:M between SUPPLIER and ITEM</li> <li>1:M between SHOP_ORDER and ORDER_ITEM <b>and</b> M:1 between ORDER_ITEM and ITEM</li> </ul> <pre> graph TD     CUSTOMER -- "1:M" --&gt; SHOP_ORDER     ORDER_ITEM -- "1:M" --&gt; SHOP_ORDER     ORDER_ITEM -- "M:1" --&gt; ITEM     SUPPLIER -- "1:M" --&gt; ITEM   </pre>	<b>3</b>
3(b)	<p><b>1 mark</b> for each bullet point (<b>max 3</b>)</p> <ul style="list-style-type: none"> <li>Reduced data <b>redundancy</b></li> <li>Improved data integrity / consistency / referential integrity</li> <li>Allows for views / improved privacy</li> <li>Allows for program-data independence</li> <li>Complex queries can be executed</li> </ul>	<b>3</b>

Question	Answer	Marks
3(c)(i)	<b>1 mark for</b>  CREATE DATABASE SHOP;	<b>1</b>
3(c)(ii)	<b>1 mark for each line (max 4)</b>  Either: SELECT SUM(Quantity) FROM ORDER_ITEM, SHOP_ORDER WHERE ORDER_ITEM.OrderNo = SHOP_ORDER.OrderNo AND SHOP_ORDER.CustomerID = 'HJ231'; <b>OR</b> SELECT SUM(Quantity) FROM ORDER_ITEM (INNER) JOIN SHOP_ORDER ON ORDER_ITEM.OrderNo = SHOP_ORDER.OrderNo WHERE SHOP_ORDER.CustomerID = 'HJ231';	<b>4</b>

Question	Answer	Marks																																				
4(a)	<b>1 mark for each set of 4 rows (shaded)</b>  <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	C	X	0	0	0	1	0	0	1	0	0	1	0	0	0	1	1	0	1	0	0	1	1	0	1	0	1	1	0	1	1	1	1	1	<b>2</b>
A	B	C	X																																			
0	0	0	1																																			
0	0	1	0																																			
0	1	0	0																																			
0	1	1	0																																			
1	0	0	1																																			
1	0	1	0																																			
1	1	0	1																																			
1	1	1	1																																			

Question	Answer	Marks
4(b)	<p><b>1 mark</b> for both AND gates  <b>1 mark</b> for NOT gate <u>and</u> OR gate <u>and</u> NOR gate</p>	<b>2</b>

Question	Answer	Marks
5(a)	<p><b>1 mark</b> for identification of the register and <b>1 mark</b> for role (<b>max 2</b> for each register)</p> <ul style="list-style-type: none"> <li>• Program Counter (PC)</li> <li>• stores the <u>address</u> where the <u>next</u> instruction is to be read from</li> <li>• Memory Address Register (MAR)</li> <li>• stores the address of the memory location (or an I/O component) <b>currently being read from or written to</b></li> <li>• Current Instruction Register (CIR)</li> <li>• holds the instruction currently being decoded and/or executed</li> <li>• Status Register</li> <li>• Contains bits which can be referenced individually and set or cleared depending on the operation e.g. overflow, underflow</li> </ul>	<b>4</b>
5(b)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• Immediate Access Store holds all the data / instructions / programs currently in use</li> <li>• Immediate Access Store is volatile memory</li> <li>• Immediate Access Store has fast access times</li> </ul>	<b>2</b>
5(c)(i)	<p><b>1 mark</b> for each bullet point (<b>max 1</b>)</p> <ul style="list-style-type: none"> <li>• The CPU can now perform nearly twice as many <b>F-E cycles</b> per second</li> <li>• Instead of 2.1 billion <b>F-E cycles</b> per second, the CPU can now perform 4 billion <b>FE cycles</b> per second</li> </ul>	<b>1</b>

Question	Answer	Marks
5(c)(ii)	<p><b>1 mark</b> for each bullet point (<b>max 5</b>)</p> <ul style="list-style-type: none"> <li>• Multiple cores introduce additional overheads</li> <li>• ...because of the need for communication between cores</li> <li>• Software may not be designed for multiple cores...</li> <li>• ...so one of the cores will be left idle</li> <li>• Memory access speed may not match speed of cores...</li> <li>• ...so causing delay</li> <li>• The two computers may have more differences than just the cores</li> <li>• ...one may have more RAM which allows faster multitasking</li> <li>• ...one may have a GPU</li> <li>• ...etc.</li> </ul>	<b>5</b>

Question	Answer	Marks
6(a)	<p><b>1 mark</b> for each bullet point (<b>max 4</b>)</p> <ul style="list-style-type: none"> <li>• easier to debug the program</li> <li>• ... because it translates line-by-line and stops when an error is found whereas the compiler translates all the program at the same time</li> <li>• ... only reporting one error at a time</li> <li>• ... which allows the error to be corrected in real time whereas the program would need to be corrected and recompiled</li> <li>• ... and the program can restart at same point when error occurred with a compiler the program needs to be re-run</li> <li>• The effect of any changes made by the programmer can be seen immediately with a compiler the effects can only be seen after re-running</li> <li>• A partially completed program can be translated / tested on its own a compiler cannot translate a partial program</li> </ul>	<b>4</b>
6(b)	<p><b>1 mark</b> for each bullet point (<b>max 1</b>)</p> <ul style="list-style-type: none"> <li>• Partially compiled programs can be used on different platforms as they are interpreted when run</li> <li>• Code is optimised for the CPU as machine code is generated at run time</li> <li>• Source code does not need recompiling so more efficient to run</li> </ul>	<b>1</b>
6(c)(i)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• Prettyprint</li> <li>• Expand/collapse code blocks</li> <li>• <b>Auto</b> indentation / formatting</li> </ul>	<b>2</b>
6(c)(ii)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• Single stepping</li> <li>• Breakpoints</li> <li>• Report window</li> <li>• Variable expressions</li> </ul>	<b>2</b>



Question	Answer	Marks
7(a)	<p><b>1 mark</b> for each bullet point (<b>max 3</b>)</p> <p>Generic mark points:</p> <ul style="list-style-type: none"> <li>• Additive manufacturing</li> <li>• Uses a digital 3D model or a Computer Aided Design (CAD) (file)</li> <li>• Builds up the model one layer at a time</li> <li>• ...starting from the bottom</li> <li>• ...using x, y and z co-ordinates</li> <li>• The material is fused / cured together layer by layer</li> </ul> <p>Specific mark points:</p> <p><b>Fused Deposition Modelling (FDM)</b></p> <ul style="list-style-type: none"> <li>• Material is heated and pushed through nozzle / extruder</li> </ul> <p><b>Stereolithography (SLA)</b></p> <ul style="list-style-type: none"> <li>• Photosensitive liquid resin is exposed to a UV-laser beam</li> </ul> <p><b>Digital Light Processing (DLP)</b></p> <ul style="list-style-type: none"> <li>• Uses liquid plastic resin melted with arc lamps</li> </ul> <p><b>Selective Laser Sintering (SLS)</b></p> <ul style="list-style-type: none"> <li>• Uses a laser to form objects from powdered material</li> </ul>	<b>3</b>
7(b)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• To prevent <b>overheating</b> // ensure material is hot enough</li> <li>• ...by identifying the temperature of the object (being printed)</li> <li>• ...by identifying the temperature of the material being used</li> </ul>	<b>2</b>
7(c)	<p><b>1 mark</b> for each bullet point (<b>max 2</b>)</p> <ul style="list-style-type: none"> <li>• Dynamic RAM has lower cost per unit</li> <li>• A fast access speed is not needed</li> <li>• Higher bit density // more data can be stored per chip</li> </ul>	<b>2</b>

Question	Answer	Marks
8(a)	<b>1 mark</b> for: <ul style="list-style-type: none"> <li>To <b>create</b> a symbol table</li> </ul>	<b>1</b>
8(b)(i)	<b>1 mark</b> for each bullet point <ul style="list-style-type: none"> <li>Data movement: e.g. LDR #50 // STO 201</li> <li>Arithmetic operation: e.g. ADD 100 // INC IX</li> <li>Conditional instruction: e.g. JPE 96</li> </ul>	<b>3</b>
8(b)(ii)	<b>1 mark</b> for each bullet point ( <b>max 2</b> )  Similarity: <ul style="list-style-type: none"> <li>both load the <b>contents</b> of an <u>address</u> into the <u>Accumulator</u></li> </ul> Difference: <ul style="list-style-type: none"> <li>direct accesses the address given by the operand whereas indexed adds the contents of IX to the operand and accesses the data at that calculated address</li> </ul>	<b>2</b>
8(b)(iii)	<b>1 mark</b> for <ul style="list-style-type: none"> <li>Indirect (addressing)</li> <li>Relative (addressing)</li> </ul>	<b>1</b>
8(c)(i)	0000 0101	<b>1</b>
8(c)(ii)	0000 0010	<b>1</b>
8(c)(iii)	1101 0010	<b>1</b>

Question	Answer	Marks
9(a)	<b>One mark</b> for each bullet point ( <b>max 2</b> ) <ul style="list-style-type: none"> <li>Feedback ensures that a system operates within set criteria / constraints</li> <li>...by enabling system output to affect (subsequent) system input</li> <li>...thus allowing conditions to be <u>automatically</u> adjusted</li> </ul>	<b>2</b>
9(b)	<b>One mark</b> for each reason to <b>max 3</b> to match the example given <ul style="list-style-type: none"> <li>Dedicated to one task <b>applied to example</b></li> <li>Does not require much processing power <b>applied to example</b></li> <li>Built into a larger system <b>applied to example</b></li> <li>Contains firmware that cannot be easily updated <b>applied to example</b></li> <li>The system does not have its own operating system</li> <li>An embedded system must contain a processor, memory and an I/O capability // Dedicated hardware</li> </ul>	<b>3</b>