CAMBRIDGE INTERNATIONAL EXAMINATIONS

Cambridge International Advanced Level

MARK SCHEME for the October/November 2015 series

9608 COMPUTER SCIENCE

9608/32

Paper 3 (Written Paper), maximum raw mark 75

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge will not enter into discussions about these mark schemes.

Cambridge is publishing the mark schemes for the October/November 2015 series for most Cambridge IGCSE[®], Cambridge International A and AS Level components and some Cambridge O Level components.

® IGCSE is the registered trademark of Cambridge International Examinations.



www.dynamicpapers.com

Page 2		2	Mark Scheme	Syllabus	Paper
			Cambridge International A Level – October/November 2015	9608	32
1	(a)	(i)	01101000 0011 = 0.1101 (or $1/2 + 1/4 + 1/16$) × 213 = 110.1 = 6.5		[1+1] [1]
		(ii)	+3.5 = 11.1 = 0.111 × 212 (or indication of moving binary point correctly) = 01110000 0010		[1] [1] [1]
		(iii)	01110000 Allow f.t. from (ii) 10001111 One's complement on mantissa 10001111 +1 Two's complement = 10010000 0010		[1] [1] [1]
	(b)	(i)	Precision/accuracy of numbers represented will increase		[1
		(ii)	Range of numbers represented will increase		[1
	(c)	Any	/ point, 1 mark (max. 3)		
		0.1 just ado	/0.2 cannot be represented exactly in binary // rounding error represented by a value just greater than 0.1 // 0.2 represented by a greater than 0.2 ling two representations together adds the two differences nmed difference significant enough to be seen	value	[1 [1 [1 [max. 3

[Total: 14]

[1]

[1+1]

2 (a)


Sumbol	Token					
Symbol	Value	Туре				
Start	60	Variable				
0.1	61	Constant				
Counter	62	Variable				
10	63	Constant				

												V	www	v.d	yna	mic	pape	ers.	com	
Pa	ge 3	3								heme							Syllab	bus	Pap	ber
			Camb	ridge	e Int	erna	tion	al A	Lev	el – C	Octob	er/N	over	nbe	r 201	5	960	8	32	2
	(b)	60	01	61	45	62	01	60	50	63	52	62	02	60	53)				[1+1]
	(c)	(i) (ii)	syntax any tw constru	/o po	oints	from		arsin	g											[1]
			checki produc	· ·		•		ar											[ma	ax. 2
	(d)	(i)	Minimi	se th	ıe <u>ex</u>	<u>ecuti</u>	ion t	ime /	// <u>co</u>	<u>de</u> rui	ns fas	ster								[1]
		(ii)	Compi	ler c	ould	calcı	ulate	2*6	and	repla	ice it	with	the v	alue	912.					[1]
		(iii)	LDD 4 ADD 4 STO 6 ADD 4 STO 6	37 12 38															} } }	[1] [1] [1]
			-1 for	each	i add	litiona	al in	struc	tion;	0 for	сору	of o	rigina	al co	de				[Tota	l : 13]
3	(a)		icated o ch lasts							h										[1] [1]
	(b)	ps: ps: cs: cs: cs: cs: ps:	gives de split inte sends p whole b faster d packets packets packets packets	o pao backe bandv lata t s arriv s can or a i s may	ckets ets o width rans ve in not g real- y arr	s/chu on ind on ava ifer orde get lo time ive o	nks lividi ilabl er the st appl ut of	e // p ey ar licatio f orde	os: sl re se on er so	hares ent o dela	y unt	il pac	cket c		r rest	ored			[ma	[1] [1] [1] [1] [1] [1] [1] [1] [1] [1]
	(c)	eac rout and pac	o page o h packe er looks decide kets ca ne comp	et ha s at I es wh n tak	s de IP ac nere ke dif	stinat ddres to se fferer	tion s nd p nt ro	addr backe utes	ess et ne	xt for									[ma	[1] [1] [1] [1] [1] ax. 3

www.dynamicpapers.com

Page 4	Mark Scheme	Syllabus	Paper
	Cambridge International A Level – October/November 2015	9608	32

4 (a) 1 mark for correct arrow from each description



[4]

(b)	(i)	Massive: many/large number of processors // hundreds/thousands of processo	ors [1]
	(ii)	Parallel: to perform a set of coordinated computations in parallel/simultaneous	ly [1]
(c)		cessors need to be able to communicate that processed data can be transferred from one processor to another	[1] [1]
		table algorithm/program/software/design // appropriate programming language ich allows data to be processed by multiple processors simultaneously	[1] [1]
			[Total: 10]

[Total: 11]

	www.dynami	icpapers.	com
Page 5	Mark Scheme	Syllabus	Paper
	Cambridge International A Level – October/November 2015	9608	32
5 (a) (i)	Z=P.Q.R +		
	Z-P.Q.K +		[1

(ii)

		PQ							
		00	01	11	10				
Б	0	0	0	0	1				
R	1	0	0	1	1				

(iii) 1 mark each loop

		PQ							
		00	01	11	10				
R	0	0	0	0					
ĸ	1	0	0	1	1				

Allow f.t. from (ii)

(iv)

Z=

Allow f.t. from (iii)

(b) (i) 1 mark row headings. 1 mark column headings. 1 mark per 2 correct rows (based on headings)

		PQ								
		00	01	11	10					
	00	0	0	0	0					
RS	01	0	1	1	1					
КЭ	11	0	1	1	0					
	10	0	0	0	0					

[4]

[1]

[2]

						www.dynami	cpapers.	com			
Page 6					Ма	rk Scheme	Syllabus	Paper			
	Cambridge International A Level – October/November 2015										
(ii)	1 mar	k for l	oop v P		vo 1s;	1 mark for loop with four 1s					
		00	01	11	10						
	00	0	0	0	0						
-	01	0	1	1	1						
r T	S 11	0	1	1	0						
	10	0	0	0	0						

Allow f.t. from (i
-1 for each incorrect grouping, max. 2 errors

[2]

(iii)	
Z=	
Q.S	[1]
+P.R.S	[1]

Allow f.t. from (ii). -1 error if more than 2 terms

[Total: 16]

6 (a)	<pre>blocked → ready: process is waiting for resource/I/O operation to complete (blocked state) when I/O operation completed process goes into ready queue (ready state) running → ready: when process is executing it is allocated a time slice (running state) // process is allocate time on processor when time slice completed/interrupt occurs process can no longer use processor even though it is capable of further processing (ready state)</pre>	[1] [1] ed [1] [1]
(b)	to be in blocked state process must initiate some I/O operation to initiate operation process must be executing if process in ready state cannot be executing/must be in running state	[1] [1] [1]
(c)	(i) exit/termination/completion(ii) when the process has finished execution	[1] [1]
(d)	Iow-level scheduler: decides which of the processes in ready state should get use of processor/be put in running state based on position/priority invoked after interrupt/OS call	[1] [1] [1] [1] ax. 2]